Abstract-We present a simple design technique that allows the fabrication of UV/blue-selective avalanche photodiodes in a conventional CMOS process. The photodiodes are fabricated in a twin tub 0.8 m CMOS technology. An efficient guard-ring structure is created using the lateral diffusion of two n-well regions separated by a gap of 0.6 m. When operated at a multiplication gain of 20, our photodiodes achieve a very low dark current of only 400 pA/mm 2 , an excess noise factor = 7 at = 400 nm and a good gain uniformity. At zero bias voltage, the responsivity peaks at = 470 nm, with 180 mA/W. It corresponds to a 50% quantum efficiency. Successive process steps are simulated to provide a comprehensive understanding of this technique.
I. INTRODUCTION

S
ILICON avalanche photodiodes (SAPDs) are very attractive devices for high-sensitivity, low-illumination detection applications. Biased above breakdown voltage in the so-called Geiger mode, they allow single photon detection. SAPDs progressively find application to replace photomultipliers which are large in size, easily damaged, expensive, susceptible to magnetic fields and with high voltage supply requirement. Among others applications, we mention photon correlation measurements [1] - [3] , scintillation detection [4] , imaging sensors [5] , fluorescence detection [6] , luminescence microscopy [7] and astronomy [8] . But the special doping requirements necessary for avoiding a breakdown at the photodiode periphery prevent their integration in standard CMOS technologies. We recently demonstrated low-noise SAPDs fabricated in a dedicated process and having a high response in the ultraviolet (UV) and an intentional low response in the visible/infrared (IR) part of the spectrum [9] . [10] demonstrated high quality pixels for a Geiger mode silicon avalanche photodiode array but with a special process. A large number of research and industrial experiments using commercially available SAPDs combined with discrete electronics or dedicated integrated circuits [11] have been done.
The fabrication of SAPDs in a CMOS process offers several advantages: possibility to integrate the driving and read-out electronic circuit on the same chip, low-cost fabrication, reproManuscript received July 24, 2001; revised November 19, 2001 . The review of this paper was arranged by Editor P. Bhattacharya. Fig. 1 . Cross-section of a UV-selective photodiode fabricated in a CMOS process. The p /n-well depletion region is shown using dotted lines. The arrow shows the premature breakdown at the edge of the junction. The figure is not to scale. ducibility of the dark current and gain characteristics and above all a potentially very low dark current. Furthermore the achievement of ultra-shallow p-n junctions, which is a prerequisite condition for achieving a high UV/blue-selectivity, is met in modern CMOS processes. [12] used an additional layer intended for the base of npn transistors provided in a standard BiCMOS process for fabricating APDs. A high gain has been achieved, but the APD excess noise turned out to be excessively high.
In this paper, a novel approach recently presented in [13] is described in detail and its validity corroborated by new simulation results. It allows for the fabrication of high-performance SAPDs in a conventional CMOS process. 
II. SAPD FABRICATION IN A CONVENTIONAL CMOS PROCESS
A. Conventional SAPD and Edge Breakdown
In a conventional CMOS process, the only available layers are the n and p source/drain regions, the n-well and p-substrate (or p-well and n-substrate). In a twin-tub CMOS process, both p-well and n-well regions are available. Different photodiodes have already been fabricated using the layers of conventional CMOS processes. For example, a high-performance UV-selective photodiode has been integrated in a 0.5 m CMOS process [14] : only the photocurrent generated in the upper p /n-well junction ( Fig. 1) is measured. Unfortunately such a photodiode can not be operated in the avalanche mode due to a premature breakdown that would otherwise appear at the edge of the p anode. Fig. 2 shows a simulation of the electric field E obtained with DESSIS-ISE simulator for a photodiode fabricated in a conventional 0.8 m CMOS process. The p /n-well junction is biased in the reverse mode just below its breakdown voltage. The highest electric field is encountered at the junction curvature. This structure irremediably suffers from premature edge breakdown.
B. New Design Technique for the Creation of a Guard-Ring
In order for a photodiode fabricated in a CMOS process to be operated in avalanche mode, a guard ring region is needed to prevent the creation of a high-field region at the p anode edge. To create the guard-ring without additional processing steps, we take advantage of the lateral diffusion of two n-wells designed at a small distance d. The 0.8 m CMOS Si-gate technology [15] we used is developed for digital, analog and mixed mode circuits applications. It offers two metal layers, two poly layers and requires 2.5 to 5.5 V power supply (VDD) for standard electronics. Nevertheless, a higher reverse bias voltage can be applied on the p /n-well junction without damage. The technology used a substrate of p-type and requires 13 masks. The process has been simulated with DIOS-ISE to provide a good understanding of our method. The process begins with the oxidation of the p-type silicon wafer and the deposition of silicon nitride Si N . The n-tub mask is then processed, nitride is etched, and n-tub implantation is done. Fig. 3 shows the structure after implantation of phosphorus impurities in the first 500 nanometers of the silicon. Two n-doped regions are visible, separated by a gap d. A thick oxide is then grown by exposing the wafer to pure oxygen at high temperature. During this phase, the donor ions diffuse vertically deeper in the substrate as well as laterally (see Fig. 4 ). This is followed by the nitride etching and p-well self aligned implantation as shown in Fig. 5 . Donor and acceptors ions diffuse deeper during the subsequent high temperature drive-in diffusion as shown in Fig. 6 . At this step, a guard ring structure with a low doped p-region is available at the center of the gap. During the following steps of the process, contacts for p-substrate and n-well will be fabricated as well as the photosensitive p active region as shown in Fig. 7 .
On the layout, the gap d between the two n-wells is obviously smaller than the distance given by the design rules of this technology. The standard design rules are fixed for correct isolation of PMOS and NMOS transistors, but they do not correspond to the limits of the photolithography.
The lateral diffusion method remains usable with a CMOS process without both p and n-wells. In the case of a n-well process for example, the edge breakdown is avoided by creating a low-doped n-region at the corner of the junction. 
III. EXPERIMENTAL RESULTS
A. Optimal Gap Distance
We fabricated several circular SAPDs in the described industrial 0.8 m CMOS process, each APD having a different distance d between the two n-wells. All devices have equal areas of 0.5 mm . does not depend on the doping concentration within the guard-ring region, indicating that the breakdown occurs over the planar p /n-well junction. Simulation of the photodiode with m ( Fig. 9) shows that the higher electric field is located on the planar part of the junction. For m and 1.2 m the doping concentration in the guard-ring region becomes so small that the depletion regions of both junctions merge, a phenomenon usually referred to as punch-through. This effect is clearly demonstrated by simulation in the case of a reverse biased photodiode having a gap distance m. Fig. 10 shows the current of holes that flows between p-substrate and p region across the guard-ring structure. The optimal value for is therefore 0.6 m.
B. Electrical and Optical Characteristics
Of special interest is the remarkably low dark current of our SAPDs: it is lower than 400 pA/mm for a photomultiplication gain at room temperature. This is more than 30 lower than the dark current of state-of-the-art commercial SAPDs fabricated in a dedicated sensor process [16] . The dark current obtained at low reverse bias voltage is in agreement with the values provided by the silicon foundry, as well as with previous results [17] .
The usefulness of our method is further demonstrated in Fig. 11 . We illuminate the center of the photodiodes with and m using a small laser spot of 50 m in diameter. When the reverse voltage is increased, the avalanche gain of the photodiode with saturates at 1.7 due to multiplication at the edges. A further bias increase results in a larger dark current without any improvement in photomultiplication gain, because of the junction breakdown at the photodiode periphery. On the contrary the gain increases rapidly to more than 200 for the photodiode with m. In this case, the avalanche process occurs over the entire planar junction, where photogenerated carriers are multiplied. In another experiment (Fig. 12) , we scanned a photodiode having a gap distance m using a 2 m blue light-emitting diode (LED) spot. The diode diameter is 80 m. The nonuniformity of the gain is less than 7%. There is no detrimental prebreakdown at the junction periphery.
Another very important characteristic of SAPDs is the avalanche excess noise. It has been measured following the procedure described in [17] . The photodiode was illuminated with monochromatic light obtained by combining a bandpass filter with 20 nm bandwidth and an halogen lamp fed with a low-noise voltage source. The resulting optical power on the photodiode was 7 W. This source can be considered as shot-noise limited, which is required in order to use the well-known expression [18] ( 1) where is the shot-noise current spectral density, is the photocurrent for V, is the dark current, is the mean gain, and is the excess noise. We measured , , , and and determined from (1). The measured excess noise of our CMOS SAPDs is shown in Fig. 13 . It reaches a moderate value for a photomultiplication gain at a wavelength nm. This excess noise corresponds well to the predictions of the standard McIntyres noise theory [19] in the case of pure electron injection (see Fig. 13 ). Pure electron injection is achieved in the case of illumination with radiation at nm, since all photons are absorbed prior to the multiplication region [20] The photodiode spectral responsivity has been measured using the set-up discussed in [17] and is shown in Fig. 14 . The optical power on the photodiode is maintained below 0.2 W during these measurements. At zero bias voltage, the responsivity peaks at nm, with 180 mA/W. It corresponds to a 50% quantum efficiency. In the visible and near-infrared regions, the spectral responsivity decreases rapidly as expected due to the effect of our p-n-p device geometry. A blue selectivity, defined as the ratio of the responsivities at the peak wavelength and at 1 m, larger than 37, is achieved. This selectivity is obtained without any additional interference filter.
Unfortunately, the responsivity also decreases rapidly in the blue/UV part of the spectrum. During the CMOS process, the photosensible part of the SAPD is successively covered by SiO , BoroPhosphoSilicateGlass and chemical vapor deposition oxide layers. In conventional CMOS processes, a passivation layer, usually a combination of silicon nitride and dioxide layers, is also deposited on the electronic circuit. The combination of these layers strongly absorbs UV light and therefore must be removed. This was partially done using the pad opening step of the process. However, only passivation layer was removed using this etching phase. Based on our previous experience with UV-selective photodiodes fabricated in CMOS processes [14] , we believe that the UV-responsivity can be greatly improved by removing the entire stack of layers in a postprocessing step and by depositing an antireflection coating.
When the photodiode is operated in avalanche mode, the responsivity increases rapidly. When biased at V (Fig. 14) , the responsivity at the peak wavelength is as high as 4.6 A/W. The photomultiplication gain of our SAPD is shown on the right axis. The gain has a value of about 20 in the near-infrared and visible spectrum and rapidly increases in the blue/UV region. Such a behavior has already been discussed in great detail in [9] : UV-photons are strongly absorbed in the neutral p layer, whereas visible and IR photons are absorbed deeper in the silicon. It results in a pure electron injection in the multiplication region for UV light. Only primary photoelectrons generated by UV radiation are fully multiplied. For electron-hole pairs generated beyond the multiplication region (IR light), only holes traverse the multiplication region. As holes have a lower ionization coefficient than electrons, they undergo a reduced gain. As a result, the photomultiplication gain of UV-generated carriers is larger than that of carriers generated by visible/IR photons.
Finally, the maximum of the responsivity can be shifted toward lower wavelengths using advanced CMOS processes with ultrashallow junctions or toward higher wavelengths using technologies with deeper junctions.
IV. CONCLUSION
This paper presented a very simple method to fabricate UV/blue-selective avalanche photodiodes in a standard CMOS technology, without changing any process parameter. The idea takes advantage of the lateral diffusion of two n-wells separated by a small distance . For m, we show that the avalanche multiplication occurs over the entire photodiode planar junction, without any premature breakdown at the diode periphery. The avalanche photodiode features a very low dark current of only 400 pA/mm and an excess noise of 7 at a gain of 20 and nm, as well as a good gain uniformity. When operated in the avalanche mode at 19.1 V, a high responsivity of 4.6 A/W at nm is obtained with a high blue selectivity. The response in the blue/UV part of the spectrum could be greatly improved by etching completely the nitride and oxide layers and by depositing an anti-reflection coating. A complete simulation of the process has enabled to understand the behavior and the breakdown characteristics of the SAPDs. Co-integration of electronics will allow to propose an alternative to photomultipliers for low illumination applications. (1983) (1984) (1985) , microtechnology research and development (1986) (1987) (1988) (1989) (1990) , and was appointed Vice President of Central Research and Development in 1991. In 1994, he joined the Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, as Professor of microtechnology systems. He teaches conceptual products and system design and microelectronics in the Department of Microengineering, EPFL. His current research interests include sensors for magnetic, optical and mechanical signals, the corresponding microsystems, physics of submicron devices, and noise phenomena.
